[1]
“The Performance of SRAM Cell Topologies with 6 T, 7 T, 8 T And 9 T Technologies at 45 Nm Technology node”, IJERAT, vol. 10, no. 3, pp. 33–37, May 2024, doi: 10.31695/IJERAT.2024.3.5.