[1]
“Approximate Low power, high-performance Adder and Multiplier Design using Error Tolerance Application”, IJERAT, vol. 2, no. 8, pp. 01–10, Aug. 2016, Accessed: May 17, 2024. [Online]. Available: https://ijerat.com/index.php/ijerat/article/view/175